

Reconfigurable Computing in the EuroEXA Project

Presenter – Paul Carpenter

Barcelona Supercomputing Center paul.carpenter@bsc.es



Leader WP2 Applications and Software Technical Manager, EuroEXA Leader WP3 Enablement of Software Compute Node, ExaNoDe

> This research is supported by the European Commission under the "Horizon 2020 Framework Programme" with grant number 754337





- Many people here may know more about reconfigurable computing than I do
- I am here to learn as much as to present...


- Acknowledgments to the EuroEXA, AXIOM, LEGaTO, EPEEC project partners
- Special thanks to the BSC FPGA team: Xavier Martorell, Daniel Jiménez, Carlos Alvarez, Antonio Filgueras, Miquel Vidal, Jaume Bosch... and the BSC PM team





Tipping point for reconfigurable computing?


- "Transistors/vacuum tubes are expensive so I can only build a single core"
 - Share arithmetic unit by multiplexing with instructions in time
 - => Single core (von Neumann architecture)



Tipping point for reconfigurable computing?

- "I know what I want it to do"
 - Design it before fabrication and for a specific purpose
 - Unless volumes are extremely high you will need use an older technology node
 - => ASIC/ASSP


EUROE



Tipping point for reconfigurable computing?

- End of Dennard scaling: "Transistors are cheap and the problem is energy"
 - Assumption behind von Neumann is no longer applicable
 - Why build a complex control unit to multiplex a small number of execution units?
 - No control unit => power efficiency much better than a CPU
 - => FPGA: reconfigurable in space

EUROE








- H2020 FETHPC-01-2016
- September 2017 February 2021 (3.5 years)
- Budget €20 M





EUROEXA EuroEXA in context

21/01/2019







- Testbed architecture will be shown to be capable of scaling to worldclass **peak performance in excess of 400 PFLOPS** with an estimated **system power of around 30 MW peak.**
- A compute-centric 250 PFLOPS per 15 MW by 2019.
- Show that an exascale machine could be built in 2020 within 30 shipping containers with a edge to edge distance of less than 40 m





Co-design and demonstrate 1 PF+ testbed in operational environment

Three testbeds to be deployed at STFC, Daresbury

Testbed 1	
-----------	--


EUROEX



50 nodes of ExaNeSt technology for **software development** Testbed 2



Testbed 3



~500 co-designed nodes and new infrastructure technologies to **test scaling** Test **new node and processor technologies** that will ultimately project to exascale

Mid 2018

Early 2019


2020



21/01/2019



System architecture and technology: Testbed 1 compute node



Initial technology from FORTH (QFDB)


- 12 cm x 13 cm
- 4x Zynq UltraScale+
 - 4 ARM Processors and 4 FPGA Accelerators
- M.2 SSD
- 4 x SODIMMs + Onboard RAM
- Daughterboard style
- 160 Gb/s of I/O







System architecture and technology: Blades



Technology from Iceotope:

- 16 Node half depth 1u chassis
- 2 x 3.2 kW per U (back2back)
- Total Liquid Cooling technology
- 48 V DC distribution
- Hot water out, chiller-less operation





EUROEXA Co-design for Testbed 2 and 3 => ZU9 for acceleration FPGA is too small!



Original TB2/3 plan: QFDB Four Xilinx Zynq UltraScale+ ZU9P




New TB2/3 proposal: CRDB

Xilinx Zynq UltraScale+ ZU9P for interconnect Xilinx Zynq UltraScale+ VU9P for acceleration





Why focus on applications? Theory vs. Practice



EUROE

21/01/2019


- e.g. Sunway's TaihuLight
- 93 PF and 6 GF/W for HPL
- But 0.3% of peak performance for more realistic HPCG







Deliver available performance to fullscale production applications



EUROEXA Why these 14 applications?

- 10 strong European application partners
- 14 applications covering three important application domains
 - Climate and weather (LFRic, NEMO, IFS)
 - Physics and energy (LBM, Alya, GADGET, AVU-GSR, FRTM, Astronomy image classification, Quantum E)
 - Life science and bioinformatics (NEST, Neuromarketing, InfOli, SMURFF)
- These domains will require exascale computing in near future
- ALYA, GADGET, NEMO and Quantum ESPRESSO part of PRACE UEABS
- Applications for porting, demonstration, evaluation and co-design







EuroEXA programming environment

- EuroEXA has unique hardware capabilities
 - FPGA acceleration
 - UNIMEM communications
- Applications will target portable programming models / communication libraries
 - MPI, GPI, OpenStream, OmpSs, MaxJava and PSyClone
- Optimization for EuroEXA architecture done by programming environment
 - Building on the work in previous projects: ExaNoDe, AXIOM, INTERTWINE, ...
 - EuroEXA brings greater maturity, especially in FPGA support
 - Tuning and optimization through EuroEXA's full applications
- New from point of view of implementation: integration is very challenging!







Deep dive into one programming model: OmpSs

• StarSs family: key concepts

EUROEX

- Sequential task-based program
- View of a single address/name space
- Happens to execute in parallel: automatic runtime computation of dependencies
- Productivity and portability





Long-term research at BSC

- 10+ years' investment
- Tasking, task dependencies, heterogeneity, multiple address spaces, etc.

Pushing ideas to OpenMP standard

- Task dependencies in OpenMP 4.0
- Priorities in OpenMP 4.5
- Task reductions and multidependences in OpenMP 5.0
- Mercurium compiler
- Nanos runtime system







- Add toolchain support for parallel programming on FPGAs
- Allowing the use of (heterogeneous) task parallelism both in the CPUs and the FPGAs
 - Including support for task dependences (OpenMP 4.0-4.5-5.0)
- Automating code generation of the CPU and FPGA binaries
 - Transparently running open or vendor tools
- Automating memory allocation and data copies
- Provide facilities to perform blocking from inside the FPGA accelerators
- Provide FPGA execution tracing facilities and visualization support





EUROEXA Heterogeneous programming

• The "implements" approach

for (i=0; i<NB; i++)
for (j=0; j<NB; j++)
for (k=0; k<NB; k++)</pre>

matrix_multiply(A[i][k], B[k][j], C[i][j]);


21/01/2019

....

Paul Carpenter, Reconfigurable Computing in the EuroEXA Project, WRC 2019



FPGA








• The "implements" approach


for (i=0; i<NB; i++)

for (j=0; j<NB; j++)

for (k=0; k<NB; k++)

matrix_multiply(A[i][k], B[k][j], C[i][j]);








EUROEXA A Automated compilation

- Currently targets Xilinx FPGAs
- Zedboard, 702, 706, Zynq U+ EG9 (AXIOM Board), ZCU102
- Currently adding new products
 - Zybo, COM Express, Zynq U+ ZU3, Alpha-Data
- TODO:
 - QFDB ongoing
 - FPGA Cloud
 - Xilinx Alveo





EUROEXA Automated compilation Transforms directives onto source code for autoVivado #pragma omp target device(fpga) copy deps num instances(3) #pragma omp task in([BSIZE]a, [BSIZE]b) inout([BSIZE]c) **FPGA** void matmulBlock(elem t a[BSIZE][BSIZE], elem t b[BSIZE][BSIZE], elem t c[BSIZE][BSIZE]); **OmpSs Application** elem t represents a value Mercurium OmpSs phase FPGA phase In the examples: Wrapper and Host code + Nanos++ calls Code generation typedef float elem t; GCC autoVivado Nanos Vivado HLS OS (petaLinux) xtasks lib Task BOOT.bin + image.ub Extrae Netlist Manager + taskmanager driver Instrumentation Netlist OmpSs.elf SMP xtask.config Hardware Interconnect Vivado FPGA bitstream generation

Paul Carpenter, Reconfigurable Computing in the EuroEXA Project, WRC 2019

22



Automating memory allocation and data transfers

- We get a wrapper function with the user's source code inlined
 - Inline directive

```
void matmulBlock(elem_t a[BSIZE][BSIZE], elem_t b[BSIZE][BSIZE], elem_t c[BSIZE][BSIZE])
{
#pragma HLS inline
    // as written by the programmer
}
// automatically generated
void matmulBlock_hls_automatic_mcxx_wrapper(
    hls::stream<axiData> & inStream, // standard in and out streams
    hls::stream<axiData> & outStream,
    uint8_t accID,
    elem_t (*mcxx_a), elem_t (*mcxx_b), elem_t (*mcxx_c)) {
    // mcxx_a, mcxx_b and mcxx_c are ports from where to copy
    // external data
```








Automating memory allocation and data transfers

• Saves the programmer from error-prone coding

```
...
// mcxx_a, mcxx_b and mcxx_c are ports from where to copy external data
// declare data in BLOCK-RAM
static elem_t a[BSIZE][BSIZE], b[BSIZE][BSIZE], c[BSIZE][BSIZE];
...
// copy from external memory to BLOCK_RAM
memcpy (a, mcxx_a + inStream.read().data, BSIZE*BSIZE);
...
// Execute the accelerator
matmulBlock(a, b, c);
// same procedure to memcpy to external memory
memcpy (mcxx_c + ...
```








EUROEXA How this translates to the Zynq UltraScale+



(*)76.0 Gflop/s

AXIOM SECO board

- Matrix multiply 2048x2048 single precision
- Implements
 - SMP OpenBLAS
 - Great success
- 300 MHz on FPGA
 - Outperforms cores
- Parallel creation
- New dataflow kernel








Instrumentation on Zynq U+

- 3x256 DF with implements (4 workers)
 - Cores do a lot of work (part of the computation)







EUROEXA OmpSs@FPGA conclusions

- Programming models should...
 - Enable productivity and portability
 - Support for heterogeneous/hierarchical architectures
 - Support asynchrony \rightarrow global synchronization is not an answer anymore
 - Be aware of data locality
- OmpSs proposal enables...
 - Incremental parallelization from existing sequential codes
 - Data-flow execution model that naturally supports asynchrony
 - Nicely integrates heterogeneity and hierarchy
 - On GPUs, FPGAs, towards a Cloud of FPGAs
 - Support for locality scheduling, diverse implementations
 - Active and open source project, please find more information/downloads








Ongoing work in OmpSs@FPGA

• Keep giving support to more integrated and discrete FPGAs



EUROEXA





- End of Dennard scaling => transistors are cheap and the problem is energy
- von Neumann optimizes for the wrong thing (expensive transistors)
- => Growing pressure towards reconfigurable computing and FPGAs
- EuroEXA is ahead of the curve
 - Building large-scale FPGA-accelerated prototype
 - Porting 14 applications to use FPGA acceleration via runtime systems







- Still research topic: multiple approaches being pursued
 - In EuroEXA: Accelerated libraries, OpenStream, OmpSs, ECOSCALE, Maxeler MaxJava, PSyClone
- Personal view: transition to reconfigurable computing will take a decade or more
 - Challenges in programming models, compilers, architectures
 - Current programming approaches have focussed on von Neumann for ~50 years
 - Layers of abstractions for sequential programming: languages, compilers, DLLs, operating systems, APIs, etc.
 - Lack of higher level programming abstractions for reconfigurable computing
 - Excessive compilation time (place and route) stifles programming productivity
 - Missing functionality for HPC: double precision floating point







- EuroEXA will co-design and demonstrate 1 PF+ testbed in operational environment
- Vision is exascale machine for Europe
- High performance for full-scale production applications
- Co-design led to SoC design choices and change in FPGA
- Complete software stack and optimized portable programming models
- Ongoing porting of applications to the architecture



